



FIG. 1

FIG. 2A








FIG. 3





FIG. 5

FIG. 4A







FIG. 4B






FIG. 6B




FIG. 6C




FIG. 7




FIG. 8




FIG. 9A-1

DRI MIDDLE INTERFACE
REGISTERS 230







FIG. 9A-2A




FIG. 9A-2B





FIG. 9B-1

FIG. 9B-2






FIG. 9B-3




FIG. 9B-4




FIG. 9B-5




FIG. 9B-6




FIG. 9B-7




FIG. 9B-8




FIG. 9B-9




FIG. 9C-1





FIG. 9C-2

FIG. 9C-3






FIG. 9C-3 CONT.




FIG. 9C-4




FIG. 9C-5




FIG. 9C-6





FIG. 9C-7

FIG. 9D-1






FIG. 9D-2




FIG. 9D-3




FIG. 9D-4

FIG. 9D-5





FIG. 10A-2





FIG. 9D-6

FIG. 9D-7






FIG. 10A-1





FIG. 10B

FIG. 10C







FIG. 10D



CONTROL NETWORK
INTERFACE RCV SECTION
DESTINATION CONTROL

FIG. 10E




FIG. 11B-3A





FIG. 10F



CONTROL NETWORK INTERFACE
FLICK BUFFER 816

FIG. 10G




FIG. 11B-1




FIG. 11A




FIG. 11B




FIG. 11B-2





FIG. 11B-2A

FIG. 11B-2B






FIG. 11B-2C




FIG. 11B-2D




FIG. 11B-2E




FIG. 11B-3




FIG. 11C-1





FIG. 11C-2






FIG. 11C-4





FIG. 11C-6






FIG. 11D




FIG. 12A

FIG. 12B




FIG. 12B-1




FIG. 12B-1A




FIG. 12B-1B




FIG. 12B-1C





FIG. 12B-1D






FIG. 12B-1E




FIG. 12B-1F




FIG. 12B-1G




FIG. 12B-2

FIG. 12B-3






FIG. 12C








FIG. 12D-1




FIG. 13A





FIG. 13B-1

FIG. 13B-2



SIGNAL CONDITION/STATE TABLE

<div>SIGNAL</div> <div>STATE</div>	RESET	CLEAR TOKEN	SHIFT TOKEN	READ FLAG REG
RESET TOKEN REG	ASSERT	ASSERT	NEGATE	NEGATE
RESET FLAG REG	ASSERT	NEGATE	NEGATE	NEGATE
READ FR ST	NEGATE	NEGATE	ASSERT	ASSERT
SHIFT TOKEN	NEGATE	NEGATE	ASSERT	NEGATE

FIG. 13C

